Design Verification Engineering Intern - Bachelors
Organization: Texas Instruments
About this opportunity
Design verification internship focused on verification plans, SystemVerilog test benches, simulation, regression coverage, mixed-signal timing verification, and continuous improvement of verification methods.
Eligibility and requirements
Currently pursuing a bachelor's degree in Electrical Engineering, Computer Engineering, or Electrical and Computer Engineering with a cumulative 3.0 GPA or higher; U.S. work authorization required.
Details and classifications
- Location: Dallas, TX
- Majors: Electrical Engineering, Computer Engineering
- Classifications: Senior, Graduating Senior, Graduate Student
- Format: In person
Deadline reminder
Open in PVAMU OutlookOpen in Google CalendarOpen in Apple Calendar
Sign in if prompted, review the deadline details, then press Save in your calendar.
For deadlines, consider reminders one week and one day before the due date.
The Hub never receives access to your calendar account.
Organization contact
Texas Instruments recruiting team